Senior Rtl Design Lead at Chipsilica Llp in Bengaluru

Responsibilities:

* Work along IP teams and integrate high speed interface IPs (PCIe Gen 6/7)

* Customize and add logic to the existing flow as per customer requirements

* Manage project timelines and resources