GET STARTED TODAY

Ready to automate your job applications?

Questions about Tsenta or partnerships? Reach out and we will get back to you directly.

Tsenta

Automate your job applications with intelligent, personalized technology.

Home Careers FAQ AI Disclosure Privacy Terms

© Tsenta 2026. All Rights Reserved.

Features Why Tsenta FAQ

Features Why Tsenta FAQ Get Started

Baud Labs

Founding ASIC Architect / RTL & FPGA Lead

Entry LevelOn-site

Location

New York City, NY

Salary

$160k–$250k/yr

Experience

Not specified

Posted

Today

Interested in this role?

Auto apply with Tsenta. AI tailors your resume and fills out the application for you.

Relevant Majors

Semiconductor / Chip Design, Electrical / Hardware Engineer

GET STARTED TODAY

Ready to automate your job applications?

Questions about Tsenta or partnerships? Reach out and we will get back to you directly.

Tsenta

Automate your job applications with intelligent, personalized technology.

Home Careers FAQ AI Disclosure Privacy Terms

© Tsenta 2026. All Rights Reserved.

Founding ASIC Architect / RTL & FPGA Lead at Baud Labs | Tsenta